31 lug - Catania
Experteer Italy
Experteer Italy seeks a senior FPGA/ASIC design engineer to drive digital design for FPGA-based prototypes and ASIC readiness. You will translate RTL into silicon, shape architectures, verify complex blocks, and ensure timing, area, and power targets across the product lifecycle.
You will interact with customers and stakeholders to align on functionality and protocols. The role requires deep knowledge of FPGA development flow, Verilog/System Verilog RTL, AXI/AHB interfaces, and experience with
#J-18808-Ljbffr
20 ago - Segrate
Ernesto
20 ago - Formia
Ernesto
20 ago - Massa
Ernesto
20 ago - Mira
Ernesto