Lead Digital Verification Architect for SoCs/ASIC

03 ago - Pavia
Infineon Technologies

Infineon Technologies AG is seeking a Principal Engineer in Functional Digital Design Verification to lead the verification of complex digital and mixed-signal designs, including IPs, subsystems, ASICs and SoCs. You will coordinate planning, tracking, and reporting, and collaborate across teams to ensure verification quality.

You will actively contribute hands-on verification, drive improvements, and mentor junior engineers to advance verification methodologies and efficiency across multi-site

#J-18808-Ljbffr

Analista di processo SAP

09 ago - Stazione Provaglio-timoline
Altro

AMS Verification & Modeling Engineer

09 ago - Vercelli
agap2 Italia

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead digital verification architect for socs/asic / pavia

Analista Funzionale

09 ago - Piemonte
Avangarde Consulting

Analista Chimico

09 ago - Latina
agap2 Italia