Lead Digital Design Architect - High-Speed IPs & Signoff

05 ago - Priora
Infineon Technologies

Infineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up.

You will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence.

The role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes.

#J-18808-Ljbffr

Analista di processo SAP

09 ago - Stazione Provaglio-timoline
Altro

AMS Verification & Modeling Engineer

09 ago - Vercelli
agap2 Italia

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead digital design architect - high-speed ips & signoff / priora

Analista Funzionale

09 ago - Piemonte
Avangarde Consulting

Analista Chimico

09 ago - Latina
agap2 Italia