Lead High-Speed SerDes Analog Design & Verification

10 ago - Pavia
Infineon Technologies

Infineon Technologies AG in Pavia is looking for a Principal Analog Design and Verification Engineer to join our Research & Development team. This role offers the chance to merge creativity with technical expertise by shaping future technology through verification of high-speed SerDes systems.

Scopra esattamente quali competenze, esperienze e qualifiche sono necessarie per avere successo in questo ruolo prima di candidarsi.

The ideal candidate will have over 10 years of experience in mixed-signal verification and a strong background in high-speed SerDes concepts. We welcome diverse candidates to apply and embrace inclusivity in our hiring process. xysqume

Indicative Salary Range: €57,600 - €79,200 annually.

#J-18808-Ljbffr

HSE specialist

11 ago - Milano
Michael Page International

Manutentore Elettromeccanico

11 ago - Asti
Jobtome

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead high-speed serdes analog design & verification / pavia

Full Stack Developer

11 ago - Milano
Hays

Train Cost Engineer (Hybrid)

11 ago - Savigliano
Alstom