Lead High-Speed SerDes Analog Design & Verification

11 ago - Pavia
Elettrotecnica

Infineon Technologies AG in Pavia is looking for a Principal Analog Design and Verification Engineer to join our Research & Development team. This role offers the chance to merge creativity with technical expertise by shaping future technology through verification of high-speed SerDes systems.
The ideal candidate will have over 10 years of experience in mixed-signal verification and a strong background in high-speed SerDes concepts. We welcome diverse candidates to apply and embrace inclusivity in our hiring process.
Indicative Salary Range: €57,600 - €79,200 annually.

#J-18808-Ljbffr

Promoter commerciale Wind/Very-C.C Punta di Ferro

11 ago - Forlì
Visibilia Group

Operai

11 ago - Truccazzano
electio

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead high-speed serdes analog design & verification / pavia

Badante h24 roma

11 ago - Roma
Italia civile

Elettrauto / meccanico / meccatronico

11 ago - Olbia
My Work