Pubblica annuncio gratuito
Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per senior engineer functional verification / roma

Senior Engineer Functional Verification

Pubblicato il 12-08-2026 - Openchip & Software Technologies in Roma

The Role
As a Senior Functional Verification Engineer, you will be interfacing with architecture, design, physical implementation and software teams in order to make sure that the systems are performing to the highest level. Your work may involve high-level modelling, UVM, HW/SW Co-Debug, Simulation Acceleration support.
Key Responsibilities
- Reading and analysing the system requirements and architecture requirement documents.
- Developing Verification environment development and maintenance in SystemVerilog/UVM/SystemC/C++, including all the respective components such as Stimulus, Checkers, Assertions, Trackers, and Coverage.
- Executing Verification Plans, including Design Bring-up, DV environment Bring-up, Regressions and Debug of the test failures.
- Using the standard tools and flows of the verification process (Simulators, Coverage Analyzers, Unix, Continuous Integration, Bug Tracking, …).
- Create and execute testcases to verify the functionality, performance, and robustness in embedded C and SV.
- Identify, isolate, and debug issues found during verification,



leveraging simulation and debugging tools to root-cause failures and drive resolution with design and architecture teams.
- Work closely with cross-functional teams to achieve verification closure, conducting coverage analysis, bug tracking, and regression testing to ensure the quality and completeness of verification activities.
- Participation to verification methodology improvements.
- Organize work and deliverables between skills, internal and external teams.
- Opportunities for mentoring and training the next generation of verification engineers.

Qualifications
- Master Degree in relevant field.
- Min 7 years of experience in relevant field of Verification of complex SoC or IP.
- Experience in SystemVerilog/UVM.
- Experience in SystemC/C++.
- Experience in Constrained random, Functional Coverage development, design debug.
- Experience in Formal Verification, UPF.
- Experience in HW-SW co-verifica

» RISPONDI A QUESTO ANNUNCIO
Altri Annunci
Addetti ristorazione
2026-08-13 07:19:24 - METHOD JOB - Piedimonte San Germano
Method Job – Agenzia per il Lavoro RICERCA per nota catena di fast food Siamo alla ricerca di un/una addetto/a alla ristorazione veloce da inserire nel nostro team a Frosinone. La risorsa si occuperà della pr [...]
Chef Breakfast – Preparazione Colazione in Hotel
2026-08-13 07:19:17 - Minor Hotels Europe And Americas - Firenze
Minor Hotels Europe & Americas cerca un Cuoco Breakfast per preparare e presentare piatti di colazione di alta qualità, curando mise-en-place, cottura e impiattamento. Richiesta 1–2 anni di esperienza in cucina [...]
Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per senior engineer functional verification / roma

Store Team Lead – Growth, Training
2026-08-13 07:19:16 - Pvh Italy - Vicolungo
PVH Italy cerca un Assistente Responsabile punto vendita per il negozio Timberland a Vicolungo. Il candidato ideale deve essere entusiasta e pronto a supportare il Responsabile nella gestione del negozio, incentivar [...]
Sarto/a di Campionario: Stage Retribuito + Apprendistato
2026-08-13 07:19:15 - Gruppo Florence - Parma
Gruppo Florence è una piattaforma italiana integrata che collabora con Parmamoda per offrire un percorso formativo di sartorialità di alta moda a Parma. Durante lo stage di 6 mesi retribuito, si avvierà un appren [...]