Pubblica annuncio gratuito
Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per senior engineer functional verification / roma

Senior Engineer Functional Verification

Pubblicato il 16-08-2026 - Openchip & Software Technologies in Roma

The Role

As a Senior Functional Verification Engineer, you will be interfacing with architecture, design, physical implementation and software teams in order to make sure that the systems are performing to the highest level. Your work may involve high-level modelling, UVM, HW/SW Co-Debug, Simulation Acceleration support.

Key Responsibilities
- Reading and analysing the system requirements and architecture requirement documents.
- Developing Verification environment development and maintenance in SystemVerilog/UVM/SystemC/C++, including all the respective components such as Stimulus, Checkers, Assertions, Trackers, and Coverage.
- Executing Verification Plans, including Design Bring-up, DV environment Bring-up, Regressions and Debug of the test failures.
- Using the standard tools and flows of the verification process (Simulators, Coverage Analyzers, Unix, Continuous Integration, Bug Tracking, ...).
- Create and execute testcases to verify the functionality, performance, and robustness in embedded C and SV.
- Identify, isolate, and debug issues found during verification,



leveraging simulation and debugging tools to root-cause failures and drive resolution with design and architecture teams.
- Work closely with cross-functional teams to achieve verification closure, conducting coverage analysis, bug tracking, and regression testing to ensure the quality and completeness of verification activities.
- Participation to verification methodology improvements.
- Organize work and deliverables between skills, internal and external teams.
- Opportunities for mentoring and training the next generation of verification engineers.

Qualifications
- Master Degree in relevant field.
- Min 7 years of experience in relevant field of Verification of complex SoC or IP.
- Experience in
- SystemVerilog/UVM
- SystemC/C++
- Experience in Constrained random, Functional Coverage development, design debug.
- Experience in Formal Verification, UPF.
- Experience in HW-SW co-verification and s

» RISPONDI A QUESTO ANNUNCIO
Altri Annunci
BU Risk Management Analyst at Hitachi Rail
2026-08-18 06:50:49 - Hitachi Rail - Milano
Job ID: R Si candidi (facendo clic sul pulsante apposito) dopo aver controllato tutte le informazioni di lavoro riportate di seguito. Date Posted: Company Name: HITACHI ENERGY ITALY S.P.A. Profession (Job C [...]
Progettista Meccanico Senior
2026-08-18 06:50:42 - Fives - Boretto
Descrizione del lavoro e Compiti Fives OTO Spa è un’azienda leader specializzata nella progettazione, costruzione ed installazione di linee complete per la produzione di tubi saldati, con oltre 1400 impianti ins [...]
Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per senior engineer functional verification / roma

Project Engineer Fotovoltaico – Smart Working Settimanale
2026-08-18 06:50:41 - REDEN - Roma
REDEN cerca un PROJECT ENGINEER (F/M) da inserire nel team Construction Italia a Roma. Controlli attentamente tutta la documentazione richiesta per la candidatura prima di fare clic sul pulsante apposito in fondo [...]
Global Category Lead: Aluminium Profiles & Tubes
2026-08-18 06:50:40 - Dormakaba - Milano
dormakaba in Milan is seeking a seasoned Global Category Manager to own the Metal Profiles and Tubes category, leading strategic sourcing, tenders, and stakeholder collaboration across regions. Per una comprension [...]