Senior digital design engineer

Vedi l’offerta su Go Lavoro: golavoro.it/annuncio-lavoro/7hwdm7

Experteer Overview In this role you lead the Analog Layout team within NXP's high-performance MCU and analog product initiatives. You will drive digital IC design flow for complex SOCs, collaborating with analog, mixed-signal, and software teams to optimize interfaces and performance. You'll shape digital architectures, verify designs, and support post-silicon validation, contributing to rapid, high-quality product delivery in a fast-paced environment. This is an opportunity to influence cutting‐edge edge‐processing solutions at scale. Retribuzione / Benefits Lead the full digital IC design flow for SOCs (specification, architectural design, RTL coding, synthesis, STA, formal verification, power analysis) Contribute to design for testability (DFT) implementation and verification Collaborate with analog, mixed‐signal, and software teams to define interfaces and optimize system performance Develop innovative digital architectures and design methodologies to meet performance, power, and area targets Perform comprehensive design verification using simulation, formal verification,



and hardware emulation Participate in post‐silicon validation and debugging to ensure product quality Mentor junior engineers and contribute to process improvements Generate design documentation including specifications, test plans, and design reviews Stay updated on industry trends and best practices in digital IC design Work in a fast‐paced consumer environment supporting MCU and analog custom products Responsabilità Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or related field Minimum of 5+ years of experience in digital IC design Expertise in Verilog/System Verilog for RTL design and verification Experience with EDA tools for synthesis, STA, formal verification, and simulation Strong understanding of clock domain crossing, power integrity, and low‐power techniques Scripting experience (Python, Perl, Tcl) for automation Familiarity with mixed‐signal integ

Vedi l’offerta su Go Lavoro: golavoro.it/annuncio-lavoro/7hwdm7