25 ago - Cascina Priora
Infineon Technologies
pInfineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up. /ppYou will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence. /ppThe role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes. /p #J-18808-Ljbffr
25 ago - Urbana
Etjca Group
25 ago - Castellana Grotte
Vito
25 ago - Vigonza
resmedia
25 ago - Reggio Calabria
Jambo eventi