25 ago - Agrate Brianza
Synopsys
Synopsys Inc is seeking an experienced hardware engineer to drive physical implementation of high-speed SerDes IPs from RTL to GDSII, ensuring timing closure and signoff.
È il candidato/la candidata ideale per questa possibilità? Lo scopra leggendo la panoramica del ruolo qui sotto.
You will lead a small team, set technical direction, and overcome tapeout blockers for 16nm and below processes. xysqume
You will develop timing constraints and architectures to meet power, area, and performance targets, collaborating with front-end, analog, and CAD teams, while automating flows with Perl, Tcl, and Python.
27 ago - Roma
Smart Clinic
27 ago - Milano
Next Frontier Capital
27 ago - Roma
SELTIS HUB
27 ago - Erbusco
Jefferson Wells Italia