Digital Verification Engineer

Vedi l’offerta su Go Lavoro: golavoro.it/annuncio-lavoro/7jb7e6

Digital Verification Engineer Location: Milan, Italy – NXP Semiconductors

Dopo aver letto questa descrizione, invii il suo CV e le eventuali informazioni aggiuntive richieste facendo clic sul pulsante di candidatura.
We are looking for a motivated Digital Verification Engineer to join our R&D; team in Milan. The successful candidate will contribute to the verification of complex mixed-signal ICs targeting automotive and industrial applications. Working closely with design, system, architecture and validation teams, the engineer will be responsible for planning, developing and executing verification activities to ensure high-quality silicon delivery. This position is ideal for candidates with solid verification experience who are ready to take ownership of verification tasks and contribute to the development of advanced automotive semiconductor products.
Key Responsibilities
- Develop and execute verification plans for digital IPs, subsystems and SoC-level designs.
- Create and maintain UVM/SystemVerilog-based verification environments.
- Develop reusable verification components,



sequences, scoreboards and coverage models.
- Perform functional verification using simulation and regression environments.
- Analyze simulation results, identify root causes of failures and drive issue resolution with design teams.
- Define and monitor functional and code coverage metrics.
- Contribute to verification methodology improvements and automation initiatives.
- Support mixed-signal verification activities in collaboration with analog and AMS teams.
- Participate in design reviews and technical discussions throughout the development cycle.
- Contribute to the achievement of project quality, schedule and automotive requirements.

Required Skills
- Master's Degree in Electronic Engineering, Computer Engineering or related field.
- 3 to 5 years of experience in digital verification of ASIC or SoC designs.
- Solid knowledge of SystemVerilog and UVM methodology.
- Experience with const

Vedi l’offerta su Go Lavoro: golavoro.it/annuncio-lavoro/7jb7e6