Ph3Senior Silicon Photonics Design Engineer /h3 pDescrizione dell’offerta di lavoro /p pAs a Senior Silicon Photonics Design Engineer you will contribute to the development of advanced silicon photonics IC-based products. You will take responsibility for the design of complex photonic devices and interconnects, as well as systems-on-chip, from design through fabrication, testing and analysis. As a member of our silicon photonics design team, you'll be working alongside other experienced and multidisciplinary teams and agile silicon photonics designers with strong records of delivering innovative photonic device designs and large-scale silicon photonics circuits.Advancing connectivity to secure a brighter world.Nokia is a global leader in connectivity for the AI era. With expertise across fixed, mobile and transport networks, powered by the innovation of Nokia Bell Labs, we're advancing connectivity to secure a brighter world. Learn more about life at Nokia.Scorra la pagina per visualizzare tutti i requisiti del lavoro e le responsabilità che i candidati selezionati dovranno assumersi. Our recruitment process /p pWe act inclusively and respect the uniqueness of people. Our employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law. We are committed to a culture of inclusion built upon our core value of respect. If you're interested in this role but don't meet every listed requirement, we still encourage you to apply. Unique backgrounds, perspectives, and experiences enrich our teams,

and you may be just the right candidate for this or another opportunity. The length of the recruitment process may vary depending on the specific role's requirements. We strive to ensure a smooth and inclusive experience for all candidates. Discover more about the recruitment process at Nokia. /p pSome of our benefits: /p ul liFlexible and hybrid working schemes /li liA minimum of 90 days of Maternity and Paternity Leave, with the option to return to work within a year following the birth or adoption of a child (based on eligibility) /li liLife insurance to all employees to provide peace of mind and financial security /li liWell-being programs to support your mental and physical health /li liOpportunities to join and receive support from Nokia Employee Resource Groups (NERGs) /li liEmployee Growth Solutions to support your personalized career skills development /li liDiverse pool of Coaches Mentors to whom you have easy access /li liA learning environment which promotes personal growth and professional development - for your role and beyond /li liLearn about additional benefits in specific countries. /li /ul pMS or PhD in Electrical Engineering, Photonics, or Applied Physics. /p pHands-on experience in silicon photonic device design, characterization,

and modeling. /p pProficient with optical and RF simulation tools (e.G., Lumerical, HFSS, ADS) and photonic circuit design. /p pProficient in Python with solid understanding of optics and electromagnetics. /p p3+ years of experience in silicon photonics design, testing, and characterization. /p pIt would be nice if you had: /p ul liExpertise in design of high-speed modulators and photodetectors /li liStrong lab skills in optical testing, fiber-waveguide coupling, and design verification. /li liProgramming skills with a solid understanding of fiber and integrated optics. /li /ul pThe Senior Silicon Photonic Design Engineer will be responsible for the design and validation of the photonic IC in optical engines and will interface with mixed signal IC, substrate, packaging, and simulations teams to ensure system requirements are met for co-designed and co-optimized photonics chips. This also involves: /p ul liOwning PDK components impovements/development /li liOwning Tx and/or Rx PIC designs and communicating expected performance and PIC requirements to cross-functional teams. Evaluate optical link budgets, RFEO performance and power consumption, and verify performance compared to requirements. /li liDefining test requirements and collaborate with test team to prepare test plans that provide coverage and address requirements. /li liOwning and generating PIC performance documents to track performance across RD and production design variants. /li lixysqume Evaluate new design approaches and innovate on both device-level design and system-level optimization. /li /ul pFull time /p /p #J-18808-Ljbffr

Senior silicon photonics design engineer

Maestra

Bagnino

Ricevi nuove offerte di lavoro

Economo Ristorazione

Shampista e colorista