Staff Engineer, Design Verification
Pubblicato il 03-09-2026 - analog devices in Milano
Staff Engineer, Design verification Analog Devices
Le interessa questa possibilità? Si candidi in fretta, è previsto un elevato volume di candidature. Scorra verso il basso per leggere la descrizione completa.
Milan, Lombardy, Italy
About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at and on LinkedIn and Twitter (X).
Staff Design Verification Engineer
The Data Center and Energy group develops leading‐edge Power Conversion solutions for the Data Center.
The group is seeking a Staff Verification Engineer who must have a proven track record of verifying complex mixed/digital signals ICs. The team handles verification of the products, which include digital signal processing data‐paths, high‐speed interfaces, and sub‐systems controllers. Candidate will work with the latest verification methodologies on designs ranging from individual blocks to sub‐system level verification.
Job Responsibilities
- Verification of sub-systems using leading‐edge verification methodologies.
- Experience with the development of verification plans and verification environments from scratch on multiple projects.
- Verification of blocks using System Verilog and UVM.
- Should have worked on scoreboard assertions, functional coverage, and formal verification, to reach verification goals
- Take complete ownership of a complex feature verification and mentor & guide junior verification engineers.
- Define and implement improvements in verification flow and methodology.
- Gate-level simulati