03 set - Agrate Brianza
Synopsys
Synopsys Inc is seeking an experienced hardware engineer to drive physical implementation of high-speed SerDes IPs from RTL to GDSII, ensuring timing closure and signoff. You will lead a small team, set technical direction, and overcome tapeout blockers for 16nm and below processes.
You will develop timing constraints and architectures to meet power, area, and performance targets, collaborating with front-end, analog, and CAD teams, while automating flows with Perl, Tcl, and Python.
05 set - Siena
Festival del Calcio Italiano
05 set - Torino
Sit
05 set - Torino
Quest Global
05 set - Ostiglia
Adecco