08 set - Napoli
imec
imec is seeking two Physical ASIC Design Implementation Engineers in Naples to lead back-end projects from netlist-in to GDSII-out. You will handle top-level and block-level designs across advanced nodes with a strong Cadence Innovus focus.
The team collaborates with foundries, IP providers, and customers worldwide. You will interact directly with customers to define requirements and drive timing, power, and sign-off closure across tape-out cycles.
J-18808-Ljbffr
27 set - Genova
MedTug
27 set - Verona
Oniverse
27 set - Roma
BIP
27 set - Bologna
TAGLIABENE