Junior IC Verification Engineer | Gate‑Level to System Verif

14 set - Italia
Eggtronic

Eggtronic srl. is seeking a junior IC Verification Engineer to join the IC team in Modena, Italy. In this role, you will be responsible for performing gate-level and mixed-signal simulations, as well as block level and system-level verification. Essential qualifications include a basic knowledge of HDL languages (SystemVerilog, Verilog, VHDL), scripting languages like Tcl and Python, and firmware development. The role also offers employee fringe benefits, healthcare check-ups, an annual premio, and a friendly working environment.
J-18808-Ljbffr

Operaio Operaia Metalmeccanico Su Tre Turni

15 set - Vicenza
Relizont

Sr Specialist, Capex Process Management

15 set - Pomezia
Alfasigma Group

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per junior ic verification engineer | gate‑level to system verif / italia

Ocean Engineer

15 set - Italia
Aretè & Cocchi Technology

Junior Validation Consultant

15 set - Medolago
Pqe Group