16 set - Italia
Onsemi
onsemi is looking for a Principal Verification Engineer in Milano, Italy. The role requires strong expertise in SystemVerilog and UVM, with a focus on both block-level and SoC-level verification of integrated circuits.
Ideal candidates will have 7–10+ years of experience and a solid understanding of verification methodologies. Responsibilities include developing verification plans, maintaining verification environments, and collaborating with cross-functional teams to ensure optimal verification processes.
J-18808-Ljbffr
16 set - Lissone
Adecco Italia
16 set - Somma Lombardo
SAMARCANDA
16 set - Catanzaro
Gierre Contact Call Center
16 set - Avigliana
Gelati PEPINO 1884