17 set - Cascina Priora
Infineon Technologies
pInfineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up. /ppYou will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence. /ppThe role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes. /p #J-18808-Ljbffr
18 set - Milano
Sapiens
18 set - Piacenza
Weroad
18 set - Provincia di Monza e della Brianza
SGB Humangest Holding
18 set - Palermo
Quik Hire Staffing