Lead Digital Design Architect - High-Speed IPs & Signoff

17 set - Priora
Infineon Technologies

Infineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up.

You will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence.

The role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes.

#J-18808-Ljbffr

Stefania cerca una babysitter a Campi Salentina

18 set - Italia
Sitly

Magazzinieri Addetti Al Picking

18 set - Porcia
Synergie Italia

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead digital design architect - high-speed ips & signoff / priora

Simone cerca una babysitter a Livorno

18 set - Italia
Sitly

ADDETTO/A MAGAZZINO DA SETTEMBRE

18 set - Italia
Altro