Principal Hs Digital Design Engineer (D/M/F)

18 set - Pavia
ams OSRAM

Le interessa questa possibilità? Si candidi in fretta, è previsto un elevato volume di candidature. Scorra verso il basso per leggere la descrizione completa.Your tasksTechnical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC productsDefine digital subsystem architecturesLead RTL development and integrationDrive design reviews and quality standardsSupport verification and implementation teamsMentor design engineersWho we are looking forMSc or PhD in Electrical Engineering10+ years digital IC design experienceRTL design (Verilog/SystemVerilog)High-speed digital IC design experience for communication or mixed-signal SoC products is required; knowledge of high-speedinterfaces such as UCIe,



PCIe or similar protocols is an advantageInterface protocols and clock-domain crossingSynthesis and timing analysisAdvanced CMOS node experience, including FinFET and/or FD-SOI, is requiredams OSRAM is an Equal Employment Opportunity Employer. Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. xrtlpzc All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities.

Aiuto Cuoco in Hotel 5 Stelle

19 set - Racines
Soluzione Lavoro Turismo

Addetto/a vendite e consulenze ottimizzazione consumi

19 set - Ascoli Piceno
Altro

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per principal hs digital design engineer (d/m/f) / pavia

Finance Intern

19 set - Milano
Linkedin

SAP HANA MODELING CONSULTANT

19 set - Ravenna
agap2 Italia