18 set - Italia
Synopsys
Synopsys Inc is seeking an experienced hardware engineer to drive physical implementation of high-speed Ser Des IPs from RTL to GDSII, ensuring timing closure and signoff. You will lead a small team, set technical direction, and overcome tapeout blockers for 16nm and below processes. You will develop timing constraints and architectures to meet power, area, and performance targets, collaborating with front-end, analog, and CAD teams, while automating flows with Perl, Tcl, and Python.
19 set - Sona
Studio medico
19 set - Trieste
Euroservis
19 set - Marina di Ravenna
MedTug
19 set - Caserta
Bufalè srls