19 set - Viu'
Inventvm Semiconductor
INVENTVM is seeking an AMS Verification Engineer to verify mixed-signal ICs by building robust verification environments, testbenches, and coverage plans. You will collaborate with analog and digital teams to ensure first-pass silicon success and to model analog blocks using Verilog-A/Verilog-AMS and RNM.
Responsibilities include functional and regression simulations, debugging, scripting for automation, and bringing up silicon with lab measurements. English communication is essential.
#J-18808-Ljbffr
20 set - Solofra
Top Conatct
20 set - Frabosa Sottana
Essedue
20 set - Catania
Top Conatct
20 set - Sacrofano
interedilgroup