20 set - Italia
Altro
Synopsys Inc is seeking an experienced hardware engineer to drive physical implementation of high-speed SerDes IPs from RTL to GDSII, ensuring timing closure and signoff. You will lead a small team, set technical direction, and overcome tapeout blockers for 16nm and below processes.
You will develop timing constraints and architectures to meet power, area, and performance targets, collaborating with front-end, analog, and CAD teams, while automating flows with Perl, Tcl, and Python.
20 set - Solofra
Top Conatct
20 set - Frabosa Sottana
Essedue
20 set - Catania
Top Conatct
20 set - Sacrofano
interedilgroup