20 set - Pieve Porto Morone
Ams Italy
Your tasks
- Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products
- Define digital subsystem architectures
- Lead RTL development and integration
- Drive design reviews and quality standards
- Support verification and implementation teams
- Mentor design engineers
Who we are looking for
- MSc or PhD in Electrical Engineering
26 set - Arluno
Ali S. P. A
26 set - Verucchio
OLD WILD WEST
26 set - Bologna
ADHR Group
26 set - Pianoro
PIZZIKOTTO