22 set - Roggione
Ams Italy
ams Italy S.r.l. seeks a Technical Leader for architecture and RTL development of high-speed digital subsystems in communication ICs and mixed-signal SoCs. You will define architectures and guide RTL design and integration.
Requirements include a MSc/PhD in Electrical Engineering with 10+ years in digital IC design and RTL expertise in Verilog/SystemVerilog; experience with PCIe/UCIe is a plus. You will drive design reviews, support verification and implementation teams, and mentor engineers in
#J-18808-Ljbffr
29 set - Roma
Fondazione Lavoro
29 set - Roma
Randstad Italia
29 set - Trieste
Dipartimento della Funzione Pubblica
29 set - Arona
presta&camelia