21 set - Bardi
Ams Italy
ams OSRAM is seeking a technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products in Seggiano, Italy.
The ideal candidate holds an MSc or PhD in Electrical Engineering with 10+ years in digital IC design, RTL (Verilog/SystemVerilog), and experience with high-speed interfaces and clock-domain crossing.
Strong leadership, design-review discipline, and mentoring are essential.
#J-*****-Ljbffr
23 set - Lecce
Snai
23 set - Tempio Pausania
Serafina
23 set - Grosseto
Il Globo Vigilanza
23 set - Bolzano
Kpmg Italy