22 set - Casalpusterlengo
Altro
ams Italy S.r.l. is seeking a Technical Leader to own architecture and RTL development for high-speed digital subsystems in communication ICs and mixed-signal SoCs. You will define architectures and lead RTL design, ensuring integration and adherence to quality standards.
The role requires 10+ years of digital IC design experience, strong Verilog/SystemVerilog skills, and expertise in high-speed interfaces and timing analysis. FinFET/FD-SOI experience is preferred.
#J-18808-Ljbffr
24 set - Milano
3240 Kyndryl Italia
24 set - Gaggiano
Ams Italy
24 set - Orta San Giulio
Cannavacciuologroup
24 set - Sommariva del Bosco
Bachecalavoro