22 set - Seggiano
Altro
ams OSRAM is seeking a technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products in Seggiano, Italy.
The ideal candidate holds an MSc or PhD in Electrical Engineering with 10+ years in digital IC design, RTL (Verilog/SystemVerilog), and experience with high-speed interfaces and clock-domain crossing. Strong leadership, design-review discipline, and mentoring are essential.
#J-18808-Ljbffr
27 set - Genova
MedTug
27 set - Verona
Oniverse
27 set - Roma
BIP
27 set - Bologna
TAGLIABENE