22 set - Viu'
Inventvm Semiconductor
INVENTVM is seeking an AMS Verification Engineer to verify mixed-signal ICs by building robust verification environments, testbenches, and coverage plans.
Non aspetti a candidarsi dopo aver letto questa descrizione: per questa possibilità è previsto un elevato volume di candidature.
You will collaborate with analog and digital teams to ensure first-pass silicon success and to model analog blocks using Verilog-A/Verilog-AMS and RNM.
Responsibilities include functional and regression simulations, debugging, scripting for automation, and bringing up silicon with lab measurements.
English communication is essential. xysqume
J-18808-Ljbffr
Per questa posizione sono disponibili opzioni di lavoro da remoto/a casa.
23 set - Roma
Meet and Greet Italy
23 set - Montone
Openjobmetis
23 set - Milano
MindMatch
23 set - Vigevano
Adecco Italia