22 set - Castellar
Ams Italy
pams OSRAM is seeking a technical leader for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoCs. You will define digital architectures and lead RTL design using Verilog/SystemVerilog, guiding integration and design reviews at our Castellar site in Piemonte. /ppThe role requires 10+ years of digital IC design, expertise in synthesis and timing analysis, and experience with high-speed interfaces; FinFET/FD-SOI know-how is a plus. /p #J-18808-Ljbffr
23 set - Roma
Meet and Greet Italy
23 set - Montone
Openjobmetis
23 set - Milano
MindMatch
23 set - Vigevano
Adecco Italia