22 set - Montà
Ams Italy
ams Italy S.r.l.
Si assicuri che tutte le informazioni della sua candidatura siano aggiornate e corrette prima di cogliere questa occasione.
is seeking a Technical Leader to own architecture and RTL development for high-speed digital subsystems in communication ICs and mixed-signal SoCs.
You will define architectures, lead RTL efforts, and mentor engineers, ensuring design quality and timely delivery.
xysqume
The role requires a PhD or MSc in Electrical Engineering with 10+ years in digital IC design, hands-on RTL in Verilog/SystemVerilog, and experience with high-speed interfaces and timing closure at advanced CMOS nodes.
#J-*****-Ljbffr
25 set - Roma
DAVID NAMAN
25 set - Udine
OLTRE I CONFINI 2.0
25 set - Friuli-Venezia Giulia
Arethusa
25 set - Pescara
Alll