22 set - Bardi
Ams Italy
ams Italy S.r.l.
Legga attentamente tutte le informazioni su questa possibilità, quindi utilizzi il pulsante di candidatura sottostante per inviare il suo CV.
is seeking a Technical Leader to drive architecture and RTL development for high-speed digital subsystems in communication ICs and mixed-signal SoC products.
You will define digital architectures, lead RTL design and integration, and mentor engineers within a collaborative team.
xysqume
Requirements include an MSc/PhD in Electrical Engineering and 10+ years of digital IC design, with expertise in Verilog/SystemVerilog, Synthesis, timing analysis, and exposure to FinFET/FD-SOI processes.
#J-*****-Ljbffr
25 set - Roma
DAVID NAMAN
25 set - Udine
OLTRE I CONFINI 2.0
25 set - Friuli-Venezia Giulia
Arethusa
25 set - Pescara
Alll