26 set - Milano
Altro
Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products Drive design reviews and quality standards Support verification and implementation teams Mentor design engineers Who we are looking for MSc or PhD in Electrical Engineering 10+ years digital IC design experience RTL design (Verilog/SystemVerilog) High-speed digital IC design experience for communication or mixed-signal SoC products is required; Synthesis and timing analysis Advanced CMOS node experience, including FinFET and/or FD-SOI, is required Diversity, equity and inclusion is strongly established in our corporate culture and we firmly believe it makes us more successful as a company. xjrgpwk All qualified applications will receive consideration for employment regardless of ethnic, national or social origin, gender, gender identity, sexual orientation, color, religion, age, physical and mental abilities.
27 set - Reggio Calabria
Music Opportunities
27 set - Pavia
Mynameis
27 set - Monza
Fitactive-1
27 set - Lazio
ALCOTT