27 set - La Spezia
Altro
Nokia seeks an experienced ASIC physical design engineer to implement floorplanning, place & route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows.
This role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools.
#J-18808-Ljbffr
28 set - Brignano Superiore
IT.COR
28 set - Lecco
Tradergy
28 set - Genova
IT.COR
28 set - Sassari
Tradergy