27 set - Varese
Amd
Overview As a Staff Layout Design Engineer in AMD’s SerDes Technology Group, you will support high-speed, multi-protocol wireline transceivers for future CPU and GPU connectivity. You’ll work within a world-class team to translate circuit requirements into physical layouts and verify performance after placement. You will drive layout methodologies, contribute to productivity improvements, and collaborate with distributed teams across time zones. This role offers a chance to shape next-gen SerDes solutions at scale, impacting AMD’s advanced silicon platforms. You’ll thrive in a fast-paced, collaborative environment that values technical excellence and cross-team cooperation.
Retribuzione / Benefits
AMD benefits at a glance
Responsabilità
Layout design of high speed and high performance SerDes analog mixed signal circuit per project requirements Block level physical implementation including floor-planning, power distribution, and clock/signal routing Post-layout circuit performance analysis participation Block/IP/chip level integration participation Estimate schedules, track progress,
and report status Define and improve layout methodology and flow Drive layout productivity through automation and pcell development Supervise layout resources and address layout quality issues in collaboration with design teams
Requisiti fondamentali
Strong understanding of analog and mixed signal layout fundamentals (IR, EM, capacitances, RC delay, self-heating) Experience with high-speed signal routing and shielding Proficiency in physical design verifications (LVS/DRC/ERC/ANT/ESD) Familiarity with circuit design concepts/flows and IC manufacturing processes Experience with high-speed SerDes blocks and PLLs in FinFET processes is a plus Experience with digital on top integration or digital SOC flows is a agevolazioni Experience with Cadence SKILL and programming (Perl, Python, Tcl) is a plus Ability to collaborate with remote teams across time zones Excellent teamwork and communication skills Bachelor in Electrical Engineering (or equivalent) Team player Strong communication Analytical and problem-solving mindset Analog/mixed signal layout IR/EM effects understanding RC delay and self-heating analysis
27 set - Genova
MedTug
27 set - Verona
Oniverse
27 set - Roma
BIP
27 set - Bologna
TAGLIABENE