28 set - La Spezia
Nokia
pNokia seeks an experienced ASIC physical design engineer to implement floorplanning, place route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows. /ppThis role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools. /p #J-18808-Ljbffr
29 set - Italia
Grafton Recruitment
29 set - Italia
agap2 Italia
29 set - Italia
Studio Tarabella Luca - Commercialista Borgomanero E Verbania
29 set - Veneto
Eurofirms Group | People first