02 ott - La Spezia
Nokia
Nokia seeks an experienced ASIC physical design engineer to implement floorplanning, place & route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows.
This role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools.
J-18808-Ljbffr
02 ott - Empoli
Openjobmetis
02 ott - Lazio
Veolia | Italia
02 ott - Vidor
Eurointerim
02 ott - Catania
impiegando.com