02 ott - Priora
Infineon Technologies
Infineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up.
You will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence.
The role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes.
J-18808-Ljbffr
02 ott - Empoli
Openjobmetis
02 ott - Lazio
Veolia | Italia
02 ott - Vidor
Eurointerim
02 ott - Catania
impiegando.com