02 ott - Bari
Nokia
Nokia in Bari, Puglia is seeking a SoC Physical Design Engineer to drive floorplanning, placement, routing, and timing closure for cutting-edge Optical Network ASICs. You will translate RTL to GDSII, optimize power, performance and area, and collaborate with logic/design teams on feasibility and trade-offs.
The role demands 3+ years in ASIC physical design on 3/5/7nm nodes, strong scripting (Python/TCL) and experience with Fusion Compiler or Innovus, Primetime, Calibre, and Redhawk.
J-18808-Ljbffr
03 ott - Macerata
Altro
03 ott - Pianezza
Altro
03 ott - Bolzano
Altro
03 ott - Milano
Altro