03 ott - La Spezia
Nokia
Nokia seeks an experienced ASIC physical design engineer to implement floorplanning, place & route, and power/clock distribution for submicron nodes. You will work with a hardware/RTL team to translate designs into silicon and optimize flows.
This role emphasizes collaboration across cross-functional teams, verification rigor, and automation, with hybrid work and strong learning opportunities in latest nodes and tools.
05 ott - Bologna
Wfp - World Food Programme
05 ott - Pavia
hosco_abroad
05 ott - Lancenigo
Altro
05 ott - Milano
Medicina