04 ott - Vigevano
Ams Italy
ams Italy S.r.l. is seeking a technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products.
You will define architectures, lead RTL design and integration, and drive design reviews to ensure quality. The ideal candidate has MSc or PhD in Electrical Engineering with 10+ years of digital IC design experience, strong Verilog/SystemVerilog skills, and hands-on experience with high-speed interfaces and timing
#J-18808-Ljbffr
06 ott - Piacenza
Verisure Italy
06 ott - Torino
Emilav | Agenzia per il Lavoro
06 ott - Milano
Randstad Italia
06 ott - Provincia del Verbano-Cusio-Ossola
Randstad Italia