Lead Digital Design Architect - High-Speed IPs & Signoff

06 ott - Priora
Infineon Technologies

Infineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed‑Signal IPs and drive silicon bring‑up.

You will own the full digital design flow RTL‑to‑GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence.

The role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands‑on expertise in high‑speed SerDes.

#J-18808-Ljbffr

Driver / Data Collector in Medole, Italy

07 ott - Medole
TSMG

Site Reliability Engineer

07 ott - Cremona
Gruppo Sicis

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead digital design architect - high-speed ips & signoff / priora

Senior Gasoline Engine Calibration Engineer - OBD Expert

07 ott - Bologna
Teoresi Group

Life Actuary – IReporting & NBV Analytics

07 ott - Milano
HR Executive - Ricerca e Selezione del Personale