04 ott - Pavia
Fondazione Chips-IT
FONDAZIONE CHIPS-IT seeks a CAD & EDA Flow Engineer to manage and optimize the EDA infrastructure for advanced SoC design up to tape-out.
You will liaise with Cadence, Synopsys and Siemens, install and maintain PDKs across digital, analog and RF workflows, and support foundries for DRC/LVS and tape-out readiness.
The role is based in Italy, with options between Pavia and Bologna.
You will also create internal trainings and documentation to accelerate design teams and evolve design flows.
#J-*****-Ljbffr
07 ott - Trento
Page Personnel
07 ott - Turbigo
PwC Italy
07 ott - Pregnana Milanese
Jobtech
07 ott - Emilia-Romagna
Adecco Talent Attraction