07 ott - Romano di Lombardia
Fondazione Chips-IT
FONDAZIONE CHIPS-IT seeks a CAD & EDA Flow Engineer to manage and optimize the EDA infrastructure for advanced SoC design up to tape-out.
Se desidera conoscere i requisiti per questo ruolo, continui a leggere per trovare tutte le informazioni pertinenti.
You will liaise with Cadence, Synopsys and Siemens, install and maintain PDKs across digital, analog and RF workflows, and support foundries for DRC/LVS and tape-out readiness. The role is based in Italy, with options between Pavia and Bologna. xysqume
You will also create internal trainings and documentation to accelerate design teams and evolve design flows.
J-18808-Ljbffr
15 ott - Roma
Altro
15 ott - Bergamo
Altro
15 ott - Trezzano sul Naviglio
Altro
15 ott - Venezia
Altro