MEMS Analog Mixed Signal Verification
Pubblicato il 08-10-2026 - Stmicroelectronics in Cornaredo
OUR STORYAt STMicroelectronics, we believe in the power of technology to drive innovation and make a positive impact on people, businesses, and society. As a global semiconductor company, our advanced technologies and chips form the hidden foundation of the world we live in today.
Interessato/a a questo ruolo? Può trovare tutte le informazioni pertinenti nella descrizione qui sotto.
When you join ST, you will be part of a global business with more than 115 nationalities, present in 40 countries, and comprising over 50,000 diverse and dedicated creators and makers of technology around the world.
Developing technologies takes more than talent: it takes amazing people who understand collaboration and respect. People with passion and the desire to disrupt the status quo, drive innovation, and unlock their own potential.
Embark on a journey with us, where you can innovate for a future that we want to make smarter and greener, in a responsible and sustainable way. Our technology starts with you.
YOUR ROLEThe position is aimed at Mixed Signal verification engineer with previous experience in analog on top mixed and digital simulations of ASIC. The preferred seniority is 3 to 5 years of experience.
The candidate will be part of Mixed verification team of MEMS sGROUP and he/she/div will have the opportunity to follow all the ASIC verification process from specification definition up to final product industrialization.
The candidate responsibilities includes definition and development of verification test bench, development of verification components, test case development for simulation, debugging failures and creating simulation cases for various studies. As an experienced professional, work with the cutting-edge verification methodologies on Subsystem level and SoC level.
YOUR SKILLS & EXPERIENCESThe ideal candidate has a good knowledge of Analog custom circuit (e.g., ADC, DAC, comparators, ...), Modeling languages such as System Verilog RNM, Verilog-AMS, Analog Model def