Lead Digital Design Architect - High-Speed Ips & Signoff

08 ott - Cascina
Infineon Technologies

Infineon Technologies in Italy is seeking a Principal Digital Design Engineer to lead the RTL/Verilog design of advanced Analogue/Mixed?Signal IPs and drive silicon bring?up.
You will own the full digital design flow RTL?to?GDS, coordinate with System and Analogue teams, and mentor engineering staff to achieve robust timing closure and design excellence.
The role requires 10+ years of RTL experience and fluent English, with a strong leadership mindset and hands?on expertise in high?speed SerDes.
#J-*****-Ljbffr

Senior Account Executive

11 ott - Roma
Experteer Italy

R&D Electronic Engineer - Custom Equipment

11 ott - Bologna
Hays

Ricevi nuove offerte di lavoro

Crea una Job Alert gratuita per lead digital design architect - high-speed ips & signoff / cascina

Addetto/A Vendite Part Time | Gdo | Rho

11 ott - Caronno Pertusella
Foürme

Impiegato Ufficio Tecnico

11 ott - Sant'Apollinare
Adecco