FPGA Design Engineer – DSP
Pubblicato il 11-10-2026 - FAE Technology in Faenza
We offer: Contract type and compensation will be defined based on the candidate’s experience.
Continui a leggere per comprendere appieno cosa richiede questo lavoro in termini di competenze ed esperienza. Se il suo profilo è in linea, invii la sua candidatura.
We are looking for a talented and experienced FPGA Designer to join our R&D; team. The successful candidate will be responsible for the architecture, development, and integration of advanced firmware on state-of-the-art FPGA/SoC technologies. The ideal candidate has strong expertise in the hardware implementation of digital signal processing (DSP) algorithms and in managing ultra-high-speed serial interfaces, working in high-performance application environments (e.g. Telecommunications, Aerospace, Defense, Automotive, or Industrial Automation).
The role involves:
- Firmware Architecture and Development: Design and implement complex firmware modules in VHDL, Verilog, or SystemVerilog.
- Radio and Video Signal Processing (DSP): Translate, optimize, and implement in silicon mathematical and filtering algorithms (e.g.
FIR/IIR filters, FFT, modulations, embedded control loops, RFSoC algorithms, video processing chains) derived from high-level models.
- High-Speed Interfaces: Design, configure, and validate high-performance serial interfaces (PCIe, 10/100G Ethernet, JESD204B/C, Aurora, DDR4/DDR5, HDMI, DisplayPort).
- Simulation and Verification: Create advanced testbench environments (UVM, SystemVerilog, or using standard tools) for functional verification and pre- and post-synthesis simulation.
- Timing Closure: Manage complex timing constraints (SDC/XDC), analyze synthesis reports, and optimize placement and routing (Place & Route) to ensure timing closure at high clock frequencies.
- Integration and Laboratory Debugging: Work closely with the Hardware team on electronic board bring-up, using advanced instrumentation such as oscilloscopes, logic analyzers, and bus analyzers.
- Documentation: Prepare project techn