15 ott - Catania
Elettrotecnica
NXP Semiconductors is seeking a Senior Layout Engineer to drive physical implementation of complex analog, mixed-signal ICs from floorplanning to tape-out.
You will collaborate across design, verification, and technology teams, mentor junior engineers, and help mitigate risks to ensure silicon delivers on performance and reliability. Fluent English required; extensive Cadence experience expected.
#J-18808-Ljbffr
15 ott - Casier
Michael Page
15 ott - Milano
QuiCare
15 ott - Roma
Lvmh Group
15 ott - Chieti
VINCI Energies Italia