15 ott - Catania
Elettrotecnica
NXP Semiconductors in Italy (Catania) is seeking a Master's-level IC design engineer to develop digital sub-circuits for SOCs using Verilog/SystemVerilog, RTL techniques and advanced verification.
You will collaborate with analog, mixed-signal and software teams to optimize interfaces, perform design verification, participate in post-silicon validation and contribute to high-quality, testable ICs.
17 ott - Varese
Callimacus
17 ott - Modena
Seedtag
17 ott - Mantova
Novocure
17 ott - Chieti
Teoresi Group