17 ott - Bolzano
Xsight Labs
Xsight Labs is seeking a Senior SerDes & High-Speed PHY Validation Engineer to lead validation for 112G PAM4 and future 224G technologies. You will own test plans, perform advanced measurements, and collaborate across silicon, package, board, and system teams to drive product readiness. The role emphasizes lab ownership, automation, and data-driven investigations, with opportunities to influence next-generation Ethernet PHY designs.
18 ott - Monte San Quirico
Atempo
18 ott - Corte Palasio
Clariane
18 ott - Italia
Mbda Systems
18 ott - Milano
Uese